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Chapter1
INTRODUCTION
The ComponentDevelopmentDivision of the Propulsion Laboratory at Marshall
Space Flight Center (MSFC) is currently developing a class of electromechanical actuators
(EMAs) for use in space transportation applications such as thrust vector control (TVC) and
propellant control valves (PCV). These high power servomechanisms will require rugged,
reliable, and compact power electronic modules capable of modulating several hundred
amperes of current at up to 270 volts. MSFC has selected the brushless dc motor for
implementation in EMAs.
A previous project performed by Auburn University examined the use of the
resonant dc link (RDCL) inverter, pulse density modulation (PDM), and mos-controlled
thyristors (MCTs) for speed control of a brushless dc motor [1]. The speed of the
brushless dc motor is proportional to the applied stator voltage. In a PDM system, the
control system determines the number of resonant voltage pulses which must be applied to
the stator to achieve a desired speed. The addition of a waveshaping circuit to the front end
of a standard three-phase inverter yields a RDCL inverter; the resonant voltage pulses are
produced through the action of this waveshaping circuit and the inverter.
The RDCL inverter permits soft-switching of all semiconductor switches in the
waveshaping section and the inverter section. In contrast to hard-switching,
semiconductors in a soft-switching scheme are turned on or off at conditions of zero
voltage and/or zero current. As a result, the inverter switching frequency may be
increased, since the switching losses and switching stresses are reduced to low levels.
Hard-switching in high power systems such as the EMAs for MSFC can result in
considerable electromagnetic interference (EMI). Soft-switching also has the advantage of
reduced EMI.
Soft-switchingis notachievedwithout a penalty. In theRDCL, theamplitudeof
theresonantvoltagepulsesnecessaryto producezero-voltageswitchingcaneasilyexceed
twice the busvoltage[2-3], dependingon thecircuit operatingconditions. For example,
on the270 Vdc systemconsideredfor EMAs, the amplitudeof the resonantpulsesmay
exceed540 volts. This is of particularimportancefor spacevehicleswhich operatein
environmentswherethe breakdownvoltageis greatly reducedcomparedto terrestrial
levels. Another concernwith a PDM systemis that the inverter switchesmay only be
changedduring theinstancesof timewhentheinput voltageto theinverter is clampedat
zero. Therefore,thenumberof potentialswitchinginstancesis reducedin comparisonto a
pulse-widthmodulated(PWM) systemwhichhasin essenceaninfinite numberof potential
switching instances. The disadvantageof a reducednumber of potential switching
instancesis somewhatoffsetby thehigherswitchingfrequenciespossiblewith anRDCL
inverter.
Becauseof concernswith thehighpeakvoltagespossiblefor theRDCL inverter,
this project has focusedon the implementationof a systemwhich permitszero-voltage
switchingwith thebusvoltageclampedat the input voltagelevel. In the samemanneras
the RDCL inverter, the inverter selectedfor this implementationis a combinationof a
waveshapingcircuit anda standardthree-phaseinverter. In addition,this inverterallowsa
PWM-like control schemeinsteadof aPDM scheme.The nextchapterof thisreportwill
presenttheinverterimplementedfor thisproject.Theoperationof thewaveshapingcircuit
will be describedthrough analysisand waveforms. Design relationshipswill also be
presented.Chapter3 containsthedesignandimplementationof asystemfor theMSFC
electromechanicalactuationtestbed. Experimentalresultsarepresentedin Chapter4.
Projectconclusionsarecontainedin Chapter5.
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Chapter2
OPERATION,ANALYSIS AND DESIGNOFTHE ZVSINVERTER
TheEMA testbedatMSFCutilizesabrushlessdcmotor to controlthepositionof a
linearactuator.Therotarymotionof themotor is convertedto linearmotion throughthe
useof adevicesuchasa ball screw. Thepositionof the linearactuatorin this systemis
measuredand comparedto a position referencesignal. The resulting error signal is
employed to derive the current commandfor the brushlessdc motor. A three-phase
inverter is employedto supply the commandedcurrent to the motor. In high power
systemssuchastheEMA testbed,switchingof the largeinductivemotorcurrentscanresult
in considerableswitchinglossesandswitchingstressesin thesemiconductorsandin EMI.
This isparticularlytruewhenthedevicesarehard-switched,i.e. thesimultaneouspresence
of voltageacrossandcurrentthroughthe semiconductorduring the switchingtransition.
Soft-switchingoccurswhenthe semiconductorsareswitchedat zerovoltageand/orzero
currentandresultsin reducedswitchingstresses,switchinglosses,andEMI.
This chapter will presentthe zero-voltage-switched(ZVS) inverter designed,
constructed,andtestedfor theMSFCEMA testbed.Theoperationof this inverterwill be
presentedfirst. Inverter operation can be subdivided into six different modes. An
equivalentcircuit will begivenandanalyzedfor eachof themodes.Designequationswill
bedevelopedbasedon theanalysis.
ZVS Inverter Tgpology
The zero-voltage-switching characteristics of the inverter are obtained by the
addition of a waveshaping circuit to the standard three-phase inverter. An example of this
is the RDCL inverter shown in Figure 2.1, which has been examined previously for
operation in an EMA system [1-4]. The waveshaping circuit consists of inductor L,
capacitorC, andshunt switch S, which is composedof a semiconductor switch and an
anti-parallel diode. The bus is shorted by switch S for a short interval of time. The
inductor stores energy during this time interval. Once the switch S is turned off, the
capacitor voltage increases sinusoidally from zero to some peak value, determined by the
length of the bus shorting interval and the load current, and then returns to zero where it is
clamped again at zero. During this period of zero voltage at the inverter input, all
switchings of the inverter switches S1-$6 are performed at zero voltage.
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Figure 2.1. Resonant DC Link Inverter [2-3].
Two of the concerns with the circuit of Figure 2.1 is that the voltage across C,
which is the input voltage to the three-phase inverter, may reach levels higher than twice the
input voltage Vs. For a 270 Vdc system on a space vehicle, these voltage peaks may easily
exceed the breakdown voltage in the space environment with the potential of causing
system malfunction. The second concern is related to the inductor. Examination of Figure
2.1 shows that all of the power that flows into the load must flow through the inductor. As
a result, this inductor must be constructed to be very low loss and also to be capable of
carrying a substantial dc current component.
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Theseconcernscanbeaddressedby utilizing adifferentwaveshapingcircuit than
thatof theRDCL inverter. Figure2.2showsonepossiblewaveshapingcircuit andathree-
phaseinverter [5-7]. This inverter configuration is selectedfor implementationin the
positioncontroller for theEMA testbedandis referredto asa ZVS inverter becauseit is
capableof bothzero-voltageswitchingandPWM-like operation.Thewaveshapingcircuit
is referred to as a parallel-resonantdc link (PRDCL) circuit. Note that it is more
complicatedthan the waveshapingcircuit for the RDCL inverter. The PRDCL circuit
contains3 more switchesand one morecapacitor. The function of switch Sr may be
performedby theinverterswitchesin thesamemannerasswitchS in theRDCL inverter.
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Figure 2.2. ZVS Inverter [5-7].
Inverter
The operation of the ZVS inverter will be explained with the aid of Figures 2.3 and
2.4 [5-7]. All circuit components are considered to be ideal in the circuit of Figure 2.3.
The current I0 may be modeled as a constant current under the assumptions that the
inductance of the inverter load is much larger than L and that the time scale of changes for
thePRDCLcircuit variables is much faster than that for the inverter load. The magnitude
and sign of the current I0 depend on the status of the inverter switches T1-T6 and the value
of the individual phase currents ia, ib, and ic. As will be discussed later, the current control
scheme implemented in this brushless dc motor controller results in I0 being either positive
or zero.
Discussion of circuit operation will begin by assuming that the inverter is in steady
state and switches S1 and $2 are conducting while $3 and Sr are off. The voltage source Vs
is supplying energy to the inverter through S 1. The voltage across both capacitors at this
point in time is Vs.
Model [tO, tl]
Switch $3 is turned on at time tO. Figure 2.5 shows the equivalent circuit for this circuit
condition. The initial conditions for this interval are Vcl(t0=0) = Vc2(t0=0) = Vs and
iL(to=0) = 0. Note that $3 is turned on at zero current. The capacitor voltages and inductor
current for this mode are described by the following equations:
Vcl(t-to)=V,2(t-to)=Vs
vs(,-,o)iL(t-to)= T
(2.1)
(2.2)
The circuit operates in this mode until time tl when sufficient energy has been stored in the
inductor to allow vc1 and vc2 to return to Vs. The value of inductor current at this point in
time is given by equation (2.3)
lp =it.(t _-to). (2.3)
6
Figure 2.3. PRDCL Circuit with Load Modeled as a Constant Current Source.
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Figure 2.5. Equivalent Circuit for Mode I.
Mode II [tl, t21
Once the inductor current has reached Ip, switch S1 is turned off at zero voltage
disconnecting the source Vs from the rest of the circuit so that vc2 will ring down to zero.
The equivalent circuit for this mode is given in Figure 2.6. The initial conditions for this
circuit are vcl(tl=0) = vc2(tl=0) = Vs and iL(tl=0) = Ip. The capacitor voltage and
inductor current for this mode are described by the following equations:
iL(t-t,) = -1o +(lp + lo)COS[tO, (t- t,)]+ V" sin[_o, (t-t,)]
Zo t
(2.4)
Vc,(t-t_)=Vcz(t-t,)=V.cos[co_(t-tl)]-(lv+lo)Zosin[og,(t-tl) ] (2.5)
where
CO1 --
4L(CI-t- C2) Zo--" (C 1 "1-C2)
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Figure 2.6. Equivalent Circuit for Mode II.
In this mode, the energy stored in the inductor begins to discharge capacitors C1
and C2. This interval ends when vcl(t2-tl) = vc2(t2-tl)=0. The length of this mode [t2-tl]
can be found from equation (2.5) and is
co, t,t1+1o)Zo" (2.6)
Equation (2.5) also gives the necessary condition for the capacitor voltage to reach zero
(Ip + lo)Z o > V,. (2.7)
Since the capacitor voltage is zero at the end of this interval, the inductor current has
reached its maximum value designated ILmax.
Mode III [t2, t3]
Since the end of Mode II is signaled by the capacitor voltage vc2 reaching zero, this voltage
can be monitored and used as a control signal to turn switch $2 off and switch Sr on at zero
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voltage. The equivalent circuit for this mode is given in Figure 2.7. The capacitor voltage
vc2, which is the input voltage for the three-phase inverter, is clamped at zero by switch
St. The inverter devices are switched on or off during this zero voltage period. Capacitor
voltage vc1 continues to decrease from zero to a peak negative value of - VClmax and then
returns to zero. Note that VClmax will exceed the value of Vs; however, this capacitor is
not connected to the bus so that the source voltage is constant at Vs. The inductor current
begins this mode at ILmax and decreases, actually becoming negative before the end of the
mode.
Using the initial conditions of vCl(0) = vc2(0) = 0 and iL(0) = ILmax, the solution
for the circuit variables are
Vc2(t-t2)=O (2.8)
Vc,(t-t2)=-Vc,m,.sinooz(t-t2) (2.9)
where
i,(,-,2)--1,.,,,,,cos o2(,-,2) (2.1 O)
1 Vcam,x = Lm,x o)2LILm,x
092 L_ and
This mode ends when the voltage vc! returns to zero; therefore the length of this mode is
t3-t 2 =zr =w. (2.11)
OJ2
From equation (2.10), the inductor current has a value of -ILmax at the end of this mode.
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Figure 2.7. Equivalent Circuit for Mode III.
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Mode IV [t3, t4]
At the beginning of this mode, both vc1 and vc2 are zero and iL equals - ILmax. Switch $2
is turned on at zero voltage while switch Sr is turned off at zero voltage. The equivalent
circuit for this mode is given in Figure 2.8, which is the same as that for Mode II. The
initial conditions for the circuit variables are vCl(0) = vc2(0) = 0 and iL(0) = - ILmax. The
solutions for the capacitor voltages and inductor current are
iz (t- t3)= (1o - Izm,,)COS[O_l(t- t3) ] -- 1o (2.12)
VCI (_"- t3)= Vc2(t-/3)----(ILmax -- 10)Zo sin[ og,(t- t3) ] . (2.13)
This interval ends when the voltages of equation (2.13) reach Vs. At this point, the diode
in anti-parallel with switch S1 begins to conduct. S1 can now be turned on at zero voltage.
The inductor current at the end of this mode has a value of -I0. The length of this interval is
given by
117
t 4 -- 13 -- (2.14)
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Figure 2.8. Equivalent Circuit for Mode IV.
Mode V [t4, t5]
This mode begins when SI is turned on at zero voltage. Both of the capacitor voltages
have a value of Vs during this mode. The inductor current begins this mode with a negative
value and continues to increase toward zero. This current is flowing through the anti-
parallel diode of switch $3; therefore, this switch can be turned off at zero voltage. Using
initial conditions of vCl (0) = vc2(0) = Vs and iL(0) = -I0, the solutions for the capacitor
voltages and inductor current are
(2.15)
iL(t_t, ) Vs
=-d(t-t,)-1o. (2.16)
This mode ends when the inductor current reaches zero and the anti-parallel diode of $3
turns off.
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Figure 2.9. Equivalent Circuit for Mode V.
Mode VI [ts, t0+Ts]
The waveshaping circuit stays in the mode until the next command is received to turn on
switch $3. The source Vs is supplying energy through switch SI to the load. Both
capacitors are charged up to the source voltage. The equivalent circuit for this mode is
shown in Figure 2.10.
C1
+ C2
Vc27< ( I0
Figure 2.10. Equivalent Circuit for Mode VI.
13
The analyses of each mode may now be rearranged to produce a set of design
equations for the ZVS inverter. Equations (2.11) and (2.14) give the length of Modes III
and IV. The length of Modes I and V depends on the inductance L and the source voltage
Vs.
=LI (2.17)
tl - to V, P
L I
ts-t4 =_-_, o (2.18)
The length of Mode II, presented earlier in equation (2.6), may be rearranged as shown
below
t2 _ tl = .._.1sin-l[ Vs ].
wl I_V + 2Z010
(2.19)
where Ip has been eliminated.
Two other equations of interest relate Ip and ILmax in terms of other parameters.
Equation (2.20) expresses ILmax in terms of Vs, Z0, and I0.
ILm,x = Vs + l 0 (2.20)
z0
The current Ip, which is the control level for the termination of Mode I, may also be
expressed in terms of the same variables
1 = Vscot[O)l(tz -tl) ]-I o. (2.21)
P Zo
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Examination of the previous equations indicates that there are many different
variables to consider in the design of the ZVS inverter. For the design procedure presented
here, many of the circuit quantities are expressed in terms of the inductance L and the time
interval t32 = t3 - t2 of equation (2.11). Recall that
Vclmax = Lrm, x -" (/')2L/Lmax
(2.22)
Substituting equation (2.20) into (2.22) yields
VClmax -" Lrr_x V, + o)2LJ O.
VC, + C2
(2.23)
Equation (2.23) is modified by substituting for o02 from equation (2.11) and then
rearranging
Vct_,,, = V,_+ C--L01+rd"l0.t32 (2.24)
Note that VClma x is now expressed in terms of V s, L, t32, and the ratio of capacitances C 2
and C1. Define cratio = C2/CI. Equation (2.24) can now be rewritten as
Vclm, x = V,41 + cratio + r_L I o. (2.25)
t32
Other circuit quantities can be expressed in terms of the same variables as VClmax.
I L._ = V, _/1 + cratio t3---2--2+ 1o
JrL
(2.26)
15
! 1 nL
Z o = a] (2.27)
V 1 + cratio t32
C1 = _- (2.28)
The ZVS inverter may be designed using equations (2.11), (2.14), (2.17) - (2.19),
(2.21), and (2.25) - (2.28). The set of design equations is completed with the addition of
equations (2.29) and (2.30).
1
0)2 = _ (2.29)
_CCl
1 1
B
t°l 4C(Cl + C2) ¢°2 _1 + cratio (2.30)
Equations (2.25) and (2.26) relate the peak capacitor voltage and peak inductor
current to Vs, I0, cratio, t32, and L. VClmax determines the minimum voltage rating for
switch $2. ILmax determines the current rating for switch $3 and influences the design of
the inductor L. Since Vs and I0max are usually specified for a system, cratio and the ratio
of L to t32, designated as (L/t32), may be adjusted to reduce both of these values. Both
VClmax and ILmax are directly proportional to the square root of cratio. The variable cratio
could be set equal to zero, which is equivalent to removing C2 from the circuit. However,
this capacitance is retained for filtering at the input to the three-phase inverter [7]. For the
design described here, the variable cratio is arbitrarily selected to be 0.1.
One additional quantity which can be adjusted to reduce VClmax and ILmax is the
ratio Lit32. To examine the effects of this ratio on VClmax and ILmax, equations (2.25) and
(2.26) are plotted in Figure 2.11 for Vs = 270 V, 10 = 100 A, and cratio = 0.1. Note that
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VClmax increases linearly with L/t32, while ILmax decreases with increasing L/t32. A
tradeoff exists between VClma x and ILmax. Smaller values for VClma x correspond to
larger values for ILmax and vice versa. The design calculations presented in this report
utilize a ratio (L/t32) of 1. This is extremely difficult to achieve this ratio in actual practice,
so the circuit was adjusted such that L/t32 was between 0.6 and 1.0.
1000.00
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400.00 _ ,eI
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Idt32
Figure 2.11. VClmax and ILmax versus L/t32.
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Using cratio = 0.1 and L/t32 = 1, the circuit parameters may be calculated. The
specified values for Vs and I0max are 270 V and 100 A, respectively. A zero-voltage
interval t32 of 5 Its is selected for these calculations.
C a = 0.50 pF C 2 = 0.05/.IF Vcl m_ = 597.3 V lLm,, _ = 190.1 A
17
Ip =175.8 A Z0=3_ tl -t0 = 3.26 #s t2-tl = 0.527/_
t4 - t3 = 2.62 #s t 5 -t 4 = 1.85/as
The interval t5 - tO is the time required for the inverter input voltage to be taken to zero,
clamped, and then returned back to Vs. Using the times calculated above, the length of this
interval is 13.26 Its.
Using the circuit parameters calculated above, capacitor voltages vc1 and vc2 are
plotted in Figures 2.12 and 2.13. Both voltages start at 270 V and begin to decrease after
S 1 is opened. When they reach zero, vc2 is clamped at zero by the turn-on of Sr, while
vc1 continues to decrease swinging down to negative VClma x. Even though vc1 exceeds
the input voltage of 270 V, capacitor C1 is not connected to the bus at this point because $2
is open. Switch $2 must have a voltage rating sufficient to withstand this voltage
excursion. Switch Sr is opened and $2 is closed when vc1 returns to zero. Both voltages
increase toward the input voltage. The diode in anti-parallel with S1 turns on when they
reach the input voltage. Switch S1 is now turned on at zero voltage. The inductor current
during the operation of the PRDCL is shown in Figure 2.14. The current starts at zero and
begins to increase with the turn-on of S3. It reaches a peak value of approximately 190 A,
which corresponds to the point where the voltages reach zero. During the interval where
the inverter input voltage is clamped, it changes from ILmax to negative ILmax. When the
current goes negative, it flows through the anti-parallel diode of $3. This switch is now
turned off at zero voltage before the current reaches zero and becomes positive.
Although cratio was selected to be 0.1 in order to reduce VClma x and ILmax, this
selection does have one drawback. Capacitor C1 must carry about ten times more current
than capacitor C2. The capacitor currents are plotted in Figures 2.15 and 2.16. Note that
the negative peak value of ic1 is approximately 260 A, while ic2 has a negative peak value
of about 26 A. Using these waveforms, appropriate capacitors can be selected.
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Chapter 3
EXPERIMENTAL SETUP
The previous chapter discussed the operation and design of the ZVS inverter. This
chapter will present the implementation of the circuit. Using waveforms calculated
previously, components which are capable of operating under these conditions may be
selected. The control algorithm and circuitry are also discussed in this chapter.
Inductor and Capa¢i_or,5
The 5 _tH inductor was designed using the inductor current waveform of Figure
2.14. Note that this inductor must be designed for high peak currents. Two Magnetics,
Inc. powdered iron cores (Part. No. 58868-A2) are epoxied together and wrapped with
nine turns of copper braided conductor.
The voltage and current waveforms for both capacitors are given in the previous
chapter. Capacitor C2 must have a voltage rating of a least 270 V. A Cornell-Dubilier
DPPM10S47K polypropylene capacitor, which has a value of 0.047 l.tF, is selected for C2.
The voltage across C1 has a positive value of 270 V and reaches a negative peak of
approximately 600 V during the zero-voltage interval t32. It also must be capable of
carrying very large currents as seen in the plot of Figure 2.15. A General Electric 97F8585
capacitor is employed for C1. This capacitor has a capacitance of 0.5 _tF and a voltage
rating of 1000 V.
Semiconductor Devices
Switches S l, $2, $3, and Sr are implemented with Insulated Gate Bipolar
Transistors (IGBTs). SI, $3, and Sr must have a voltage rating of at least 270 V. The
voltage rating of $2 is related to the value of VClma x. The largest current for S1 is the
22
maximum invertercurrent (100 A) plus thevalueof Ip,which is 175.8A for this design.
Thefrequencyatwhich S1seesthispeakcurrentdependsonhow often theswitchesin the
three-phaseinverter arerequiredto switch. Operationin the six-stepmoderequiresthat
someof the inverterswitcheschangestatuseveryone-sixthof acycle. The RMS valueof
thecurrentthroughS1is lessfor thiscasethanthecasewherethecurrentis beingregulated
by a schemesuchasPWM becausemore inverter switchingswill occur. As a marginof
safety,an IGBT with acurrentratingof 300A couldbeusedfor thisswitch.
Switch$2 is turnedonduringall modesexceptModelIl. Thelargestcurrentthatit
mustconductis thecurrentIp. As wasthecasefor S1,thisswitchexperiencesthiscurrent
ata low dutycycle; therefore,it canberatedat somecurrentlevel lessthanthepeakvalue.
A 200A devicewouldbemorethanacceptablefor this application.The remaining switch
is $3, which conducts the inductor current. From Figure 2.14, it can be seen that the peak
current is approximately 190 A. An IBGT with a current rating of 200 A could easily be
utilized for $3 because of the low duty cycle for the inductor current.
Powerex IGBTs were selected for the experimental setup. At the time of purchase,
only 600 V devices with current ratings of 400 A were readily available. These devices
were purchased and used for S1, $3, and Sr. Switch $2 was implemented with a 1200 V,
300 A device.
Block Diagram. for the PRD(_ circuit
Figure 3.1 is a block diagram for the PRDCL circuit. Note that the voltage across
C2 is measured and fed into a zero voltage detector. This detector determines when this
voltage reaches zero so that the turn-off of $2 and the turn-on of Sr can be synchronized to
the zero crossings. A 555 timer, which is operated in the monostable mode, connected to
the drive circuit for $2 determines when $2 is turned back on and Sr is turned off.
Turn-on of $3 is initiated by the link trigger signal. This signal is generated by the
control circuitry for the three-phase inverter. Recall that proper operation of the PRDCL
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requiresmeasurementof the inductorcurrent. This is accomplishedwith a Hall effect
currentsensor. Current sensorsmanufacturedby F. W. Bell, Co. (part no. ID-5031-M)
andHoneywellMicroswitch(partno.CSLA1DK)havebeenutilized in theprototypes.S1
remainsonuntil the inductorcurrentreachesIp. It canbeseenin Figure3.1thattheoutput
of thecurrentsensoris connectedto a voltagedetectorwhichprovidesasignalto turnoff
S1 when the current reaches the desired level. The turn-on signal for $1 is provided by the
555 timer connected to the drive circuit. This timer is operated in a monostable mode. It is
triggered by the current sensor output, and its output does not change for time interval
determined by external components such as resistors and capacitors. The turn-on of $3 is
also achieved with a 555 timer.
System Block Diam'am
A block diagram for the system is shown in Figure 3.2. The PRDCL circuit is
attached to the three-phase inverter in this diagram. The drive signals for switches S1, $2,
and $3 are provided by the resonant link controller of Figure 3.1. The link controller has
two inputs. The first is a measurement of the current flowing through the inductor in the
PRDCL, which determines when S I is opened. The second input is provided by a
differentiator. Recall that the PRDCL receives a signal from the inverter before it begins
the process of ringing the inverter input voltage to zero. This differentiator provides that
signal by monitoring the output of the current controller and the output of the LM621
integrated circuit. The LM621, manufactured by National Semiconductor, decodes the Hall
effect signals from the brushless dc motor to provide drive signals for the switches in the
three-phase inverter.
When the three-phase inverter operates in the six-step mode, all of the drive signals
are provided by the LM621. The Hall effect signals are decoded to determine the status of
the six inverter switches. Only two inverter switches are conducting at any time: one of the
top three and one of the bottom three. Two switches in the same inverter leg (i.e. T1 and
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T4) are not allowed to conduct at the same time. Switches T1 and T5 conduct for a one-
sixth of a cycle followed by the conduction of T1 and T6 for the next one-sixth of a cycle.
F
I MOLl
IDEm
$2
LINKTRIGGER
C2
Figure 3.1. Block Diagram for the PRDCL Circuit.
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Figure 3.2. System Block Diagram.
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Regulationof the currentflowing in the brushlessdc motor is achievedvia the
currentcontrollerof Figure3.2. Duringsix-stepoperation,two of theinverterswitchesare
closedat a time. Of thetwo switchesclosed,the bottomswitch is toggledon andoff to
control the current. When theactualcurrent is below the referencecurrent, the bottom
switchis turnedoncausingtheactualcurrentto increase.Whentheactualcurrentexceeds
thereferencecurrent,thebottomswitchis turnedoff causingthecurrentto decreasedueto
thebackemfof themotor. Thisprocedureis illustratedin Figure3.3.
The motor current must be measuredso that it can be an input to the current
controller. All threemotor currentscould be measuredusing current sensors. As an
alternative,two of thethreecurrentscould bemeasuredanda signalproportionalto the
third, unmeasuredcurrent could be synthesizedusingoperationalamplifiers. Another
approachhasbeenimplementedin thisexperimentalsetup.Insteadof measuringanyof the
motorcurrents,the inverterinput currentis measuredascanbeseenin Figure 3.2. This
currentis equalto themotor currentwhentwo of the switches,one from thetop andthe
otherfrom thebottom,areconducting.Whenthebottomswitchis toggledoff, theinverter
input current is not equal to themotor currentbut falls to zero. A fixed time delay is
insertedinto the systemto preventthe bottomswitch from beingturnedbackon almost
instantaneouslydueto themeasuredcurrentbeingzero.This timedelayis designatedasAt
in Figure 3.3. The amount of time delay is determined by such quantities as the motor
inductance and probably will vary from system to system.
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Figure 3.3. Diagram of Current Control Algorithm.
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Chapter 4
EXPERIMENTAL RESULTS
This chapter will discuss experimental results obtained using the setup described in
the previous chapter. Two experimental setups have been constructed at Auburn
University. One of these will be referred to as the AU controller. It was tested in the
laboratory at Auburn University and uses different component values from those described
earlier in this report. The second controller, referred to as the MSFC controller, was
constructed using earlier calculated component values. It was tested in the EB24 laboratory
at Marshall Space Flight Center during the week of August 23 - 26, 1994.
AU Controller
This controller supplied a Reliance Electric brushless dc motor which has the
following ratings:
Rated power - 5 Hp
Rated speed - 4000 RPM
Rated current - 30 A
Rated voltage - 270 V
Commutation signals are provided by Hall effect sensors. This motor is loaded by a 4.5
kW DC generator connected in a separately-excited configuration. The field circuit for the
generator was supplied by a variable DC supply. A variable resistance was connected to
the generator armature terminals. The output power of the DC generator could be varied
via the variable field supply or by changing the resistance.
The input voltage for the AU controller was provided by rectifying the output of a
variable AC supply. The range of input voltages was 0 - 100 V. The inductance in the
waveshaping circuit was 114 I.tH. In contrast to the MSFC controller, C1 = C2 = 0.1 _tF
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for theAU controller. All of theIGBTsin thePRDCLcircuit andthree-phaseinverterare
International Rectifier IRGPC40U with ratings of 600 V and 40 A. All diodes are
Motorola 1N3913.
Figure4.1 is a plotof thevoltagevc2 (which is thevoltageat theterminalsof the
three-phaseinverter)andtheinductorcurrentfor an input voltageof approximately70V
anda 10adcurrent I0 of approximately3 A. Note that thevoltageis clampedat zerofor
slightly morethan10Its. When$3 isclosed,the inductorcurrentincreaseslinearly until Ip
is reachedat which time SI is opened.The glitch on theinductorcurrentcorrespondsto
theopeningof S1at a currentof about5 A. Theinductorcurrentreachesa positivepeak
value of appoximately 5.5 A, goes negative, and then returns to zero. The current
completes its cycle in about 36 Its.
Various circuit quantities can be calculated using the equations of Chapter 2 and
compared with those obtained from the oscilloscope trace of Figure 4.1. The calculated
values are as follows:
IL,,, x = 5.92 A
lp = 5.43 A
t1 -t o =8.84 Its
t2-t I =l.61ts
t 3 -- t 2 = 10.6 Its
t4 - t3 = 7.5 It s
ts -t4 = 4.9 Its
t5-t o = 33.44 Its
The calculated values for ILmax and Ip are less than their corresponding measured values,
while the measured value of (t5 - to) is larger than the calculated value,
3O
Zero-voltage switching of the IGBTs in the three-phase inverter is illustrated by
simultaneously monitoring vc2 and the drive signal for one of the IGBTs. In Figure 4.2,
the top trace is vc2 while the bottom trace is a drive signal. A 15 V level indicates that the
IGBT is now on. It can be seen in this figure that the drive signal does not change to the
15 V level until the voltage reaches zero. The turn-off of the IGBT also occurs at zero
voltageas can be seen in Figure 4.3. The top trace is the voltage vc2 and the bottom trace
is the drive signal. The transition from the 15 V level to zero, which indicates that the
IGBT is off, does not occur until the voltage in the top trace has reached zero.
I.. Z_ .u.(di._..l_..u_... ....:.......i...................................................................................................
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Figure 4.1. Voltage vc2 (top) and Inductor Current (bottom) vs. Time for 70 V Input.
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Figure 4.2. Voltage vc2 (top) and IGBT Drive Signal (bottom) vs. Time at Turn-on.
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Figure 4.3. Voltage vC2 (top) and IGBT Drive Signal (bottom) vs. Time at Turn-off.
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The current control schemediscussedin thepreviouschapteris illustratedby the
waveformsin Figure4.4. Bothof thewaveformswerecapturedfor aninput voltageof 50
V andan inverterinput currentof approximately4 A. Thetop traceis vc2and thebottom
traceis thecurrentI0. Recallthattwo switchesin theinverterareconductingat any time -
onetop switchandonebottomswitch. Whenthecurrentreachesa valueof approximately
4 A, the bottom switch is turnedoff. This is indicatedby thecurrentdropping to zero.
This switch remainsoff for apredeterminedamountof time asdiscussedearlier. For this
case,theswitchremainsoff for about50 its. During the time that the bottom switch is off,
the current flowing in the motor is decreasing due to the motor's back emf. With the turn-
on of the bottom switch at the end of the 50 its interval, the inverter input current again
equals the current flowing in the motor and begins to increase slowly.
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Figure 44. Inverter Waveforms during Current Control: Top - vc2 (20 V/div),
Bottom - Inverter Input Current (5 A/dJv).
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MSFC Controller
The circuit parameters for this controller were calculated in Chapter 2. The
implementation of the controller was discussed in Chapter 3. Two printed circuit boards
were designed and fabricated to interface the ZVS inverter to the test setup in the EB24
laboratory at MSFC. One of the circuit boards controlled the PRDCL circuit, and the other
board contained control circuitry associated with the three-phase inverter such as the
LM621 brushless dc motor hall effect signal decoder and the current controller. The circuit
schematic for the two boards is not included in this report because of the circuit size and
complexity. They have been provided to MSFC personnel on a floppy disk and on D size
plotter paper.
The controller was successfully tested during the week of August 23 - 26, 1994 at
the MSFC EB24 laboratory. All tests were performed at low voltage. The brushless dc
motor used in the tests was connected to a dynamometer which permitted testing with
different steady-state load levels and under transient conditions produced by the sudden
application and removal of the load.
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Chapter 5
CONCLUSION
The EMA systems proposed for future space transportation applications are high
power systems operating at voltages up to 270 Vdc and at current levels on the order of
hundreds of amperes. The position of the actuator is controlled by modulating the flow of
energy from the source to an electric motor with an inverter. Hard-switching of the
semiconductor devices in the inverter results in considerable device switching stresses and
losses and in the generation of substantial amounts of EMI. Both of these can be reduced
by employing zero-voltage-switching techniques in the inverter. This project has focused
on the development of a ZVS inverter for the Marshall Space Flight Center EMA
prototypes, which utilize brushless dc motors to convert electrical energy to mechanical
energy.
An inverter which permitted zero-voltage switching and a quasi-PWM operation
was selected for study and implementation. A waveshaping circuit is added to the front of
a standard three-phase inverter to achieve the desired switching properties. This circuit
causes the input voltage of the three-phase inverter to ring to zero where it is clamped for a
short period of time. During this zero-voltage period, any of the semiconductor switches in
the three-phase inverter are switched on or off at zero voltage resulting in a reduction in
switching losses and EMI. The operation of this waveshaping circuit and its interaction
with the three-phase inverter were described in chapter 2. The different circuit modes were
analyzed using equivalent circuits. Based on this analysis, design relationships were
developed for calculating component values for the circuit elements in the waveshaping
circuit. Waveforms of various voltages and currents in the waveshaping circuit were
plotted and used to determine the ratings of the semiconductors in the waveshaping circuit.
The implementation of this inverter was described in chapter 3. Block diagrams for the
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overall control system and the waveshaping circuit control were presented and discussed.
The current control scheme employed in the controller was also described. Experimental
results from two controllers were discussed in the previous chapter.
Both of the controllers implemented for this project worked satisfactorily in the
laboratory. However, the present implementation could be improved. First, an LM621
brushless dc motor decoder chip is utilized to decode the Hall effect signals from the motor.
This chip has been discontinued by its manufacturer, National Semiconductor. Future
designs should use alternate technologies such as those employed by personnel in EB24 at
MSFC. Secondly, the current controller or current control loop needs to be redesigned.
The present scheme employs measurement of the inverter input current only. This current
is the same as the motor phase current when two of the switches, one top and one bottom,
are conducting. When this current reaches the desired current level as determined by the
control loop, the bottom switch is turned off. During this time, the inverter input current is
no longer equal to the motor phase current but drops to zero. The bottom switch remains
off for some predetermined time before being turned on again. Future implementations
should monitor at least two of the individual motor phase currents. A signal proportional to
the unmeasured motor phase current can be produced by taking the negative of the sum of
the two measured currents. The use of a tolerance band in the current regulator would
eliminate the current offset which results from switching when the current reaches the
commanded level. The third improvement would be a redesign of the control circuitry to
reduce the tuning requirements. In its present form, the controller implementation requires
too much circuit tuning to provide acceptable operation.
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